IBM announced it has built the world’s first sub‑1 nanometer chip, a milestone that could reshape processor efficiency.
New “nanostack” design pushes silicon limits
The company describes the breakthrough as a continuation of its “nanosheet” work that produced a 2 nm chip in 2021. By re‑arranging those nanosheets into a vertical stack, the new “nanostack” architecture reaches 7 angstroms—about 0.7 nm—per transistor. That dense layout reportedly holds nearly 100 billion transistors on a die roughly the size of a fingernail.
According to the report, the added transistor count could translate into either up to 50 percent more performance or 70 percent better energy efficiency compared with its 2 nm nodes. Jay Gambetta, director of IBM Research, framed the achievement as a step toward computing that becomes significantly more powerful without a corresponding increase in energy.
Related: Why Thunderbolt 4 and 5 Cables Remain Expensive
How the nanostack is built
Each transistor in the new design comprises three nanosheet elements, each about five nanometers thick. The layers are spaced roughly nine nanometers apart, and each nanosheet contains just 15 rows of silicon atoms. By stacking and staggering these sheets, the architecture achieves the sub‑nanometer scale without resorting to entirely new materials.
Diagrams show the three‑layer arrangement as a compact stack, allowing more transistors to occupy the same footprint. The approach sidesteps some of the lithography challenges that have slowed progress as feature sizes approach the atomic scale.
Timeline and commercial prospects
IBM estimates a five‑year horizon before nanostack chips could reach mass production.
Potential impact on the market
If the projections hold, the nanostack could give chipmakers a new lever for performance gains without the power penalties that have become a bottleneck in data‑center and mobile applications. The claimed energy savings would be significant for servers that consume large amounts of electricity worldwide.
Related: Engadget website error disrupts access
However, the industry is also watching alternative pathways, such as silicon‑photonic interconnects and emerging materials like graphene, which could offer different routes to efficiency. The choice between continuing to shrink silicon versus exploring new substrates remains a strategic question for many firms.
Further details on the commercialization strategy will be released in the coming months.
What the milestone means for consumers
End users may not see direct benefits immediately. Most smartphones and laptops will still rely on existing 5 nm or 3 nm processors for a few more product cycles.
Related: Lotus to Build Gas Powered Cars Again
The underlying technology could eventually enable faster, longer‑lasting devices once manufacturing hurdles are cleared.
Size matters in ways that aren’t always visible on product labels.
For now, the industry will watch how the company moves from prototype to production, and whether the promised performance and efficiency gains can be delivered at scale.
